# A 5.6-mW 1-Gb/s/pair Pulsed Signaling Transceiver for a Fully AC Coupled Bus

Jongsun Kim, Student Member, IEEE, Ingrid Verbauwhede, Senior Member, IEEE, and Mau-Chung Frank Chang, Fellow, IEEE

Abstract-This paper describes a low-power synchronous pulsed signaling scheme on a fully ac coupled multidrop bus for board-level chip-to-chip communications. The proposed differential pulsed signaling transceiver achieves a data rate of 1 Gb/s/pair over a 10-cm FR4 printed circuit board, which dissipates only 2.9 mW (2.9 pJ/bit) for the driver and channel termination and 2.7 mW for the receiver pre-amplifier at 500 MHz. The fully ac coupled multipoint bus topology with high signal integrity is proposed that minimizes the effect of inter-symbol interference (ISI) and achieves a 3 dB corner frequency of 3.2 GHz for an 8-drop PCB trace. The prototype transceiver chip is implemented in a 0.10-µm 1.8-V CMOS DRAM technology and packaged in a WBGA. It occupies an active area of  $330 \times 85 \ \mu m^2$ .

Index Terms—AC coupled bus, chip-to-chip communication, I/O interface, multipoint bus, pulsed signaling, transceiver.

## I. INTRODUCTION

ECHNOLOGY scaling in CMOS chips has increased the internal clock frequency over a few tens of gigahertz, however, the off-chip I/O signaling speed has been scaling much more slowly. Although the CMOS high-speed serial links already entered multi-Gb/s/pin speeds by using point-to-point connections and complicated equalization techniques [1], the speed of a parallel multidrop or multipoint bus (e.g., memory interfaces) is still in less than 2 Gb/s/pin due to the signal integrity issues in a bandwidth-limited printed circuit board (PCB) environment [2]. Also, the signaling power consumption is of increasing concern. The ever-increasing demand for higher aggregate traffic rates will result in over 1 Tb/s/chip in the near future, which may consume over a few tens of watts for only signaling [3], [4]. Integrating a large number of high-speed I/Os on a single chip becomes extremely challenging due to excessive complexity and power consumption.

In conventional bus-based systems with directly coupled multipoint connections, the available channel bandwidth has been primarily limited by the ISI resulting from the impedance discontinuities created by the transmission line stubs and multiple device capacitive loadings. To increase the data rate further, the trend is to replace the system bus with high-speed point-to-point I/O links [5]. However, widely parallel serial links have overhead in terms of large area, cost, and difficulty in system scaling. Therefore, the shared bus architecture is still very attractive for

low-latency, high-density and compact size board-level chip-tochip communications with flexibility. In order to use this parallel bus topology for one more decade or even more, the problem remains how to increase the available bandwidth of a multipoint bus, how to achieve high signal integrity, and how to decrease the signaling power.

To mitigate the effect of ISI, equalization schemes [1] have been applied in directly coupled multipoint bus applications such as memory-to-processor and DRAM controller-to-DRAMs [6], [7]. However, [6] requires the ISI subtraction time, which increases the receiver latency and limits the data rate. A feed-forward equalizer [7] increases the I/O input capacitance, which may degrade the channel characteristics. Thus, these receiver equalization schemes are not simple and cost-effective for multi-Gb/s parallel bus I/Os.

Recently, instead of using a directly coupled bus topology which creates huge aggregate capacitance loadings on a shared line, an electromagnetically coupled memory bus was proposed to remove the connector stubs by using 1-cm zig-zag couplers [8]. Similarly, wireless ac coupling has been applied in proximity point-to-point communication for multichip modules (MCMs) and stacked face-to-face chips to replace the conductive mechanical junction path and increase the density of interconnections [9]-[11]. However, [8] consumes large I/O power of 40 mW/pair, since the motherboard bus is driven by conventional full-swing signaling and [9]-[11] can only be applied to extremely short point-to-point connections. Therefore, these are unsuitable for use in high-speed parallel multipoint bus communications that require lowest I/O power dissipation.

In this paper, we introduce novel circuit techniques [12] that reduce the I/O signaling power by a factor of 7.5 and increase the available channel bandwidth of a multipoint bus by a factor of 2 compared to the most recent memory bus I/O schemes. The demonstration chip, which incorporates differential bidirectional pulsed signaling, achieves 1 Gb/s over 10-cm printed circuit board traces with 2.9 mW of power for the driver and channel termination and 2.7 mW for the receiver pre-amplifier. To achieve this low power and high signal integrity in a multipoint bus, the prototype chip employs two key circuit techniques. First, the pulsed signaling transceiver reduces the I/O power by treating the dc value of signals as redundant and using a diamond data eye. Second, capacitive coupling using on-chip metal-insulator-metal (MIM) capacitors enables a fully ac coupled multipoint bus, which minimizes the impedance discontinuities of a shared bus as well as ISI. This I/O scheme uses conventional packaging and board technologies, which is suitable for low-cost high-density front-side buses or memory buses.

Manuscript received August 12, 2004; revised January 17, 2005. This work was supported in part by UC-MICRO, SRC, and NSF CCR-0310527.

The authors are with the University of California, Los Angeles, CA 90034 USA (e-mail: jskim@ee.ucla.edu; ingrid@ee.ucla.edu; mfchang@ee.ucal.edu). Digital Object Identifier 10.1109/JSSC.2005.848030



Fig. 1. Pulsed signaling on a fully ac coupled multipoint bus. (a) Board-level structure. (b) Detailed synchronous CCBI system architecture.

This paper is organized as follows. The proposed capacitive coupled pulsed signaling bus interface (CCBI) system architecture and interconnect modeling are described first in Section II. Detailed transceiver circuits, synchronous timing diagram, and simulation results are discussed in Section III. Signal integrity and channel power dissipation are compared with current technologies in Sections IV and V, respectively. Measurement results are given in Section VI.

# II. CCBI SYSTEM ARCHITECTURE AND INTERCONNECT MODELING

The board-level structure of the proposed pulsed signaling system [12] is shown in Fig. 1(a). The chip scale packages (CSPs) such as wirebond ball grid array (WBGA) or micro ball grid array ( $\mu$ BGA) are mounted in a chip-on-board fashion on a conventional PC board trace. On-chip MIM capacitor  $C_C$ , which is formed between the two metal plates, decouples the driver and receiver circuits from the I/O pad, and therefore enables a reliable fully ac coupled multipoint bus.

Fig. 1(b) depicts the detailed synchronous, multipoint, bi-directional, CCBI system architecture (single-ended for simplicity) with a round trip clock line. The transmitter (Tx of chip1) and the receiver (Rx of chip4) are coupled to the FR4 PCB trace through an on-chip coupling  $C_C$  and a pad at points C and D, respectively. Both ends of the data bus are parallel terminated by the impedance matching resistors ( $Z_o$ ) with termination voltage  $V_{\text{term}}$ . Source synchronous clocking (with one round trip or two forwarded clocks) is used to remove the skew between the clock and the pulse signals. To ensure reliable pulsed signaling over 1 Gb/s, the multipoint interconnects and device package loading models need to be accurate up to a few gigahertz. The simplified single-ended pulsed signaling bus model on an ac coupled PCB transmission line is shown in Fig. 2(a). Since the loss of the MIM capacitor, the resistance and the inductance of the metal plates, and the parasitic capacitance between the metal and substrate are negligible at all signal frequencies of interest, a lumped capacitance model can be used for  $C_C$ . As shown in Fig. 2(b), the equivalent I/O circuit path serves as a differentiating circuit or a single-time-constant high-pass circuit with a transfer function

$$T(s) = (C_C/C_{\text{eff}}) s R_{\text{eff}} C_{\text{eff}} / (1 + s R_{\text{eff}} C_{\text{eff}})$$
(1)

where  $C_{\text{eff}} = C_C + C_p + C_{\text{pk}}$  and a time constant  $\tau = R_{\text{eff}}C_{\text{eff}}C_p$  and  $C_{\text{pk}}$  are parasitic capacitances for the bonding pad and package pin, respectively. This can be used to analyze and define the pulse signal characteristics (e.g., eye width and amplitude) on the PCB channel. Fig. 2(c) shows the transient response of this equivalent circuit, which generates a diamond data eye. This high-pass circuit transmits the transient part of the input data. However, the dc signal component is blocked. A step input voltage  $V_A$  on node A by the full-swing output driver results in a transient on node C, transforming a square wave binary input into a short triangle pulse wave on the channel with polarity and amplitude  $(V_p)$  of about

$$V_p = R_{\rm eff} I_c = \alpha Z_o C_C dV_A / dt \tag{2}$$

where  $R_{\rm eff} = Z_o/2 + R_{\rm pk} + 2\pi f L_{\rm pk} = \alpha Z_o, \alpha = 0.6-0.7$ , and  $Z_o = 50 \ \Omega$  in the frequency (f) range of 500 MHz to 1 GHz. Here the induced small current  $I_c = C_C dV_A/dt$  on the



Fig. 2. (a) Modeling of pulsed signaling on an ac coupled PCB transmission line. (b) Equivalent differentiating circuit with a small time constant  $\tau$ . (c) Transient response of the equivalent circuit with a short triangle pulse.

channel is related to the edge speed (dt = Td) of the driver. The transient output wave form Vo(t) decays exponentially

$$Vo(t) = V_p \exp(-t/\tau) + V_{term}$$
(3)

toward the termination voltage  $V_{\rm term} = V dd/2$  with a very small time constant  $\tau$ 

$$\tau = R_{\rm eff} C_{\rm eff} = \alpha Z_o (C_C + C_p + C_{\rm pk}) \tag{4}$$

where  $C_C$  is usually 0.5–0.8 pF. If we consider the ESD capacitance ( $C_{esd}$ ),  $C_{eff}$  becomes  $C_C + C_p + C_{pk} + C_{esd}$ , but still  $\tau$  can be controlled less than 100 ps. It takes rise or fall time of  $Td1 = \ln(9)\tau = 2.2\tau$  to get from the 10% to the 90% point. Then the pulsewidth (Tw) on the PCB channel is approximately determined by

$$Tw = Td + Td1 \tag{5}$$

where usually Td1 is dominant and  $Tw \ll T$ . T is the data period. So, the  $V_p$  and Tw of the diamond data eye are controlled by choosing the proper values of  $C_C$  and Td1.

To ensure low energy transmission in this pulsed signaling, the total signal attenuation including PCB channel and package loss need to be analyzed and should be in the range of design tolerance. In Fig. 2(a), the first signal loss occurs through the package pin parasitic of the transmitter output path, from point B to C, including bonding wire, solder bump and via, which is a kind of a band-limiting conductive connection. Similarly at the receiver path, there is package and capacitor loss from point D to E. Low-parasitic chip scale packages employing flip-chip interconnect technology are preferred to minimize this attenuation. However, the dominant signal loss occurs through the multipoint bus and depends on the channel length and the mounted device count. After the propagation delay of  $T_f$ , the pulse arrives at the receiver chip with reduced amplitude due to the channel losses (skin effect and dielectric loss), dispersions and reflections on the transmission line. Considering all of these loss factors, channel transfer function simulation results that meet the signaling tolerance requirement are discussed in Section IV. To achieve better noise immunity, by rejecting common-mode dis-



Fig. 3. (a) Transmitter circuit. (b) Transmitter timing diagram of synchronous pulsed signaling.

turbances as well as crosstalk from other noise sources, shielded differential signal lines can be used.

# III. CCBI TRANSCEIVER ARCHITECTURE AND TIMING DIAGRAM

The proposed pulsed signaling transceiver utilizes ac coupling and thus has no dc current component on the channel. It also eliminates the dc balancing problems of the conventional ac coupling schemes [9], [13] without using data encoding or feedback schemes since the transient pulse decays rapidly toward the termination voltage as shown in Fig. 2(c).

Fig. 3(a) shows the transmitter circuit, consisting of D-flipflops, a multiplexer (mux), and an output driver. The differential output driver consists of small tri-state buffers with full-swing outputs (O/Ob) and a controlled slew rate. When it drives the node A of  $C_C 1$ , a small current pulse is induced on the other side of  $C_C 1$  and converted to a short voltage pulse with polarity and peak amplitude of about 0.2–0.3 V. As shown in the timing diagram of Fig. 3(b), the pulses are synchronized and transferred in parallel with the external clock (ExCLK). This occurs without board level skew by using the Tclk/Tclkb generated from the transmit delay-locked loop (DLL). When the output driver is not active, it is turned off (en/enb = low/high) and A/Ab nodes are precharged and equalized by signal  $V_{init}$  to a voltage  $V_{con} = V_{term}$  to initiate a common-mode. The required size of the output driver to drive the  $C_C$  of 0.5–0.8 pF is much smaller than that of the conventional square wave signaling output drivers, resulting in smaller parasitic capacitance  $C_a$  at the output node A/Ab and a reduced power dissipation of only 1.3 mW ( $C_CVdd^2f = 0.8 \text{ pF}(1.8 \text{ V})^2/2 \text{ ns}$ ) at 500 MHz. Unlike the transmitters of the directly coupled buses consuming both large dc and ac power and introducing large simultaneous switching Ldi/dt noise, this pulsed signaling transmitter consumes only very small ac power. Also, the low-frequency system noise is filtered out by the high-pass transmission characteristic of the ac coupled transmitter path. All of these make it possible for the pulsed signaling transmitter to put less energy into the channel and for the receiver to operate with moderate power dissipation.

Fig. 4(a) shows the receiver circuit, which consists of a differential static pre-amplifier and two typical sense amplifier based flip-flops (SAFFs). Since the incoming signal at node E/Eb is a short pulse with small amplitude, a static cross-coupled pre-amplifier is required to sense and latch it. This differential pre-amplifier, which exhibits hysteresis, has the built-in ability to filter out the incoming noise from imperfect termination and common-mode disturbances such as ground bouncing or power supply drop. The synchronous timing diagram of the receiver is shown in Fig. 4(b). The pulse signal arrives at the receiver in parallel with the ExCLK, and is recovered with a data-to-qdelay of td1. The center of this data (out/outb) window is phase locked with the Rclk, which is delay compensated (td2 = td1). The 90° shifted clock (Rclk90) is generated from the receive



Fig. 4. (a) Receiver circuit with hysteresis. (b) Receiver timing diagram of synchronous pulsed signaling.

DLL by synchronizing with the ExCLK. The differential output (out/outb) is amplified and latched by the demultiplexing SAFFs. The 1-Gb/s differential pre-amplifier operates with a moderate power dissipation of 2.7 mW by sinking a static current of 1.5 mA, which is comparable with that of typical high-speed DRAM receivers with three-stage (pre-amplifier, sense-amp, and latch) structures [16]. The static power can be minimized by switching it off (en = low) when the receiver is not active.

Fig. 5 shows the simulated diamond eye diagram of the 1-Gb/s pulse signals at the pre-amplifier input [point E of Fig. 2(a)] of the receiver chip after passing through a 10-cm PCB trace. The noise margin for  $V_{\rm IH}$  and  $V_{\rm IL}$  and the sensing (150–200 ps) and holding (800–850 ps) window of the pre-amplifier are defined here. In the null detecting range (between  $V_{\rm term}$ – $V_{\rm m}$  and  $V_{\rm term}$ +  $V_{\rm m}$  where  $V_{\rm term}$  = 0.9 V and



Fig. 5. 1-Gb/s diamond eye diagram at the receiver [pre-amplifier input, point E of Fig. 2(a)] after 10-cm FR4 PCB.



Fig. 6. Simulated 2-Gb/s/pair pulsed signaling over a 10-cm ac coupled 2-drop bus.

 $V_{\rm m} = 60$  mV), the pre-amplifier maintains the previous value with hysteresis characteristic. This provides an effective means of rejecting interference, which enables the receiver to be less sensitive to system noise with improved noise margin. The required minimum pulse amplitudes for the logical thresholds of the sensing operation, defined by  $V_{\rm IH}$  (above  $V_{\rm term} + V_{\rm m}$ ) and  $V_{\rm IL}$  (below  $V_{\rm term} - V_{\rm m}$ ), must be kept larger than the null detecting range.

Fig. 6 shows the simulated 2-Gb/s differential pulsed signaling using 0.8 pF  $C_C$  over a 10-cm FR4 PCB 2-drop bus from C to D as depicted in Fig. 2(a). When the transmitter chip 1 sends out 1-GHz binary data Din, it is converted to short pulses with  $V_p$  of about  $\pm 300$  mV and Tw of about 100 ps at point C/Cb. Then the transmitted pulses get attenuated and wider with  $V_p$  of about  $\pm 150$  mV and Tw of about 200 ps at point D/Db.



Fig. 7. Device loading model of (a) the conventional signaling bus, and (b) the pulsed signaling CCBI bus.

These are then recovered at the receiver chip 4. Since there is no need for coding/decoding of input/output signals or feedback schemes, the transmitter and receiver have no latency overhead compared to the conventional square wave signaling transceivers of high-speed DRAMs where low latency is very important for system performance.

## **IV. SIGNAL INTEGRITY**

As the channel frequency, PCB trace length, and device loading count increase, conventional square wave voltageor current-mode signaling on a shared multipoint bus using low-swing binary or even multilevel signals becomes exceedingly difficult [2], [14]. Also, the excessive increase in I/O signaling power, simultaneous switching noise (SSN), and package/board design complexity are becoming cost and reliability issues in battery-powered mobile systems and even in power-rich multichip systems consisting of over a few hundreds of high-speed I/O pins. Therefore, the signal integrity and the limited available bandwidth of a periodically loaded PCB channel are of increasing concern in high-speed buses. Here the signal integrity problem of a short distance (<30 cm) shared bus is mainly due to the impedance discontinuities created by the multiple device loadings along the channel [2], [14].

As shown in Fig. 7, this multiple device loading loss on a shared bus can be modeled with a series *RLC* network. For example, typical recent memory devices using chip scale packages have device input resistance Rin, inductance Lin, and capacitance Cin, as shown in Fig. 7(a). Here the input capacitance Cin  $(=C_p + C_{pk} + C_{esd} + C_a)$  has a typical value of around 2 pF. It dominates the input reactive impedance Zin  $(=Rin + j\omega Lin + 1/j\omega Cin)$  and attenuation up to a few gigahertz.

In the pulsed signaling transceiver on an ac coupled bus, as shown in Fig. 7(b), the device input capacitance using the same package is reduced to

$$Cin = C_p + C_{pk} + (C_C C_a) / (C_C + C_a) \approx 0.6 \text{ pF} \quad (6)$$

where  $C_C = 0.5-0.8$  pF, and  $C_a = 0.25$  pF for the driver/receiver parasitic capacitance. This is only 30% of the conven-

tional approach. Here, the Cin is primarily determined by the net package parasitic values plus the series combination of  $C_C$ and  $C_a$ . This is because  $C_C$  decouples the driver and receiver from the I/O pin. The ESD protection circuits, which usually add up to a few picofarads of capacitance to a device I/O, can be eliminated because the  $C_C$  blocks the dc current path. The elimination of ESD by covering the pad with oxide is well proven in proximity communication systems where a similar ac coupling approach is used [10], [11]. Therefore, multiple device loading losses from heavy capacitive loading effect are effectively decreased by moving added poles to much higher frequencies, resulting in less ISI on a shared bus as shown in Figs. 8 and 9.

Fig. 8 shows the simulated available channel bandwidth (3 dB cutoff frequency) of three types of double parallel terminated FR4 PCB microstrip lines used in the test board system as a function of the channel length: unloaded bus, 8-drop directly coupled bus, and 8-drop ac coupled bus. Although the unloaded 10-/20-/30-cm PCB traces have high cutoff frequencies of 6.1, 2.7, and 1.6 GHz, respectively, the channel bandwidth drops abruptly by the directly coupled device loadings. However, ac coupled buses achieve 43% to 127% higher 3 dB frequency than the directly coupled buses in the range of 10-30 cm. The simulation used the same WBGA package model for all cases. The package *RLC* parasitic values were extracted from the S parameter measurement in the frequency range of 300 KHz to 1 GHz by a vector network analyzer. The W-element RLGC transmission line model was calculated from the frequency response measurements and was used for SPICE simulation. The simulation assumes the device loading of a directly coupled bus has a total Cin of 1.8 pF, as shown in Fig. 7(a). It is composed of  $C_p$  (0.2 pF),  $C_{esd}$  (0.6 pF), driver/receiver  $C_a$  (0.6 pF+0.2 pF =  $0.8 \,\mathrm{pF}$ ), and  $10-\Omega$  series resistance  $R_{\mathrm{esd}}$ . On the contrary, the device loading of an ac coupled bus using the same WBGA has an effective Cin of 0.6 pF, as shown in Fig. 7(b), with  $C_p$  (0.2 pF),  $C_C$  (0.8 pF), and  $C_a$  (0.25 pF).

Fig. 9(a) shows the channel transfer characteristics of the 10-/20-/30-cm directly coupled buses using this PCB trace with periodically mounted eight device loadings. It shows the 3 dB



Fig. 8. Simulated available bus channel bandwidth.



Fig. 9. Simulated channel transfer characteristics of the 8-drop (a) directly coupled bus and (b) ac coupled CCBI bus.

frequency of 1.42, 1.14, and 0.94 GHz, respectively. Fig. 9(b) shows the channel characteristics of the 10-/20-/30-cm fully ac coupled buses using the same PCB trace with the same number of loadings. The simulation results indicate a considerably improved 3 dB frequency of 3.22, 1.95, and 1.35 GHz, respectively. This extended available bandwidth is because the input impedance Zin of the pulsed signaling transceiver is much larger than the channel characteristic impedance  $Z_o$ . Also, the input capacitance Cin of the pulsed signaling transceiver is much less than that of the directly coupled bus transceivers. Therefore, the simulation results demonstrate that the fully ac coupled bus is much less sensitive to the multiple device loading losses. Moreover, the high pass transmission characteristic of an ac coupled bus rejects the low frequency noise in the transceiver system. The smaller I/O signaling power, which is discussed in Section V, results in reduced simultaneous switching noise generation on the power and ground

planes. Differential signaling inherently minimizes the effect of common-mode noise disturbances such as cross talk and power supply noise. The use of hysteresis in the receiver circuit also improves the noise immunity by rejecting interference noise. Consequently, although PCB channel skin effect and dielectric losses still exist, the signal integrity problems of a fully ac coupled bus using differential pulsed signaling become much less severe than conventional directly coupled buses using square wave signaling. Therefore, this less noisy CCBI channel with high signal-to-noise ratio makes it possible to send short pulse signal through a PCB trace with less energy transmission.

#### V. CHANNEL POWER DISSIPATION

This paper focuses on power dissipation of parallel highspeed multipoint buses such as memory interfaces. Table I compares the I/O signaling power of the most recent memory interfaces using a directly coupled multipoint bus topology [15]–[17] [i.e., Rambus Signaling Levels (RSL) for 1.2-Gb/s/pin Rambus DRAM (RDRAM) and Stub Series Terminated Logic (SSTL) for 800-Mb/s/pin DDR SDRAM] and the proposed 1-Gb/s/pair pulsed signaling. Currently in the market, the RDRAM and DDR SDRAM are now providing 1066 Mb/s/pin and 667 Mb/s/pin, respectively. We compare however with their future highest data rate. The DDR-I and DDR-II use different power supply of 2.5 and 1.8 V, respectively, but both use basically the same SSTL signaling scheme except for the use of an on-die termination in DDR-II [17]. In Table I, we focus on the power dissipation of the final stage output driver and the channel termination. We assume the signal swing of the RSL and SSTL are 0.8 and 0.7 V, respectively. To simplify the comparison, this table does not consider the other sources of signaling power consumption: pre-driver power (the power required to drive the output driver) and receiver power. The pre-driver of the conventional schemes usually consumes very large power to drive the heavy final-stage output driver with a fast slew rate. The receiver power is usually much smaller than the driver power in memory interfaces.

The 1.2-Gb/s RSL dissipates 28.6 mW (1 V × 28.6 mA) for the open drain current-mode output driver and 22.9 mW ((0.8 V)<sup>2</sup>/28 $\Omega$ ) for the termination with a 28- $\Omega$  resistor for a 0.8-V channel swing by sinking 28.6 mA per line. The total average power is 25.75 mW for data patterns with a balanced stream of 1's and 0's, which means the worst-case power dissipation could be doubled to 51.5 mW. The SSTL consumes 7.7 mW (0.55 V × 14 mA) for the push-pull type output driver, 4.9 mW ((0.35 V)<sup>2</sup>/25  $\Omega$ ) for the channel termination with two parallel 50- $\Omega$  resistors (effective  $R_t = 25 \Omega$ ), and 4.9 mW ((0.35 V)<sup>2</sup>/25  $\Omega$ ) for the series termination with a 25- $\Omega$  resistor for a 0.7-V swing by sinking 14 mA. The total power dissipation of SSTL is 17.5 mW for a data rate of 800 Mb/s.

In pulsed signaling CCBI, the single output driver dissipates a maximum dynamic power of 1.3 mW  $(C_C V dd^2 f = 0.8 \text{ pF} (1.8 \text{ V})^2/2 \text{ ns})$  to drive the  $C_C$  of 0.8 pF with a rail-to-rail swing. Since the channel has no dc current consumption, the channel termination power for the two parallel 50- $\Omega$  resistors is only 0.15 mW. Thus, the total power dissipation is reduced to only 2.9 mW/pair at 500 MHz for a data rate of 1 Gb/s/pair. By calculating the energy per bit (or the power for a specific data rate),



TABLE I I/O SIGNALING POWER AND ENERGY EFFICIENCY OF RSL, SSTL, AND THIS WORK

the energy efficiency of these bus I/O schemes can be compared. The energy to transfer one bit data can be defined as

$$Energy/bit = Power/data rate.$$
 (7)

The SSTL and RSL dissipate 21.9 pJ/bit and 21.5 pJ/bit, respectively. However, pulsed signaling consumes only a maximum of 2.9 pJ/bit. This shows that pulsed signaling CCBI is 7.5 times more energy efficient than the above most recent memory interface schemes.

# VI. MEASUREMENT RESULTS

The test transceiver chip in Fig. 10 was fabricated in a 0.10- $\mu$ m CMOS DRAM technology and packaged in a WBGA. The transceiver active area is 330 × 85  $\mu$ m<sup>2</sup> and each 0.8-pF on-chip MIM  $C_C$  occupies an area of 110 × 110  $\mu$ m<sup>2</sup>. We intentionally kept the ESD structures ( $C_{esd} = 0.6$  pF), located in between the pad and  $C_C$ , for more heavy capacitive loading effects in this test PC board. Therefore, a capacitance of  $C_C 1 = C_C 2 = 0.8$  pF was chosen. If we remove the ESD circuits, the  $C_C$  can be reduced to 0.5 pF. Also, the capacitor area can be reduced by using thin dielectric layers or high dielectric constant materials or by forming the capacitor under the bonding pad. Fig. 11 shows the measurement setup for a 2-drop 10-cm long (Tx to Rx) standard FR4 PC board with double parallel terminated 50- $\Omega$  differential microstrip lines, consisting of two WBGA packages are flip-chip mounted. In Fig. 12, the 1-Gb/s single-ended pulse signals are measured on the backside of this test board. Fig. 12(a) shows the pulses at the transmitter side [point C of Fig. 2(a)] with a  $V_p$  of about 200 mV. Fig. 12(b) shows the transmitted pulses with a  $V_p$  of about 100 mV and a Tw of about 200 ps at the receiver side (point D) after a 10-cm flight at 500-MHz operating frequency. The measured pulses are in good correspondence with the simulated 2-Gb/s pulsed signaling of Fig. 6. This also shows the possibility of increasing the data rate up to 5 Gb/s. In spite



Fig. 10. Transceiver chip microphotograph.



Fig. 11. Measurement test PC board.

of the existence of the ESD protection overhead and the dispersions of the pulses delivered to the receiver chip through the PCB channel, the incoming pulses are well recovered without errors for 24 hours. Table II summarizes the performance of the CCBI transceiver chipset.

## VII. CONCLUSION

A 1-Gb/s pulsed signaling I/O transceiver on a fully ac coupled multipoint bus has been designed, fabricated, and tested in a 0.10- $\mu$ m 1.8-V CMOS DRAM technology. By comparing the power per data rate, this CCBI signaling technique consumes 7.5 times less energy/bit than the most recent memory bus interfaces. The differential pulsed signaling transceiver design and the fully ac coupled bus topology demonstrates the methods of improving signal integrity with less signaling power dissipation. The transmitter and channel power is reduced by using a diamond data eye, which has no dc power component unlike the conventional square wave signaling. By using on-chip capacitive coupling, the fully ac coupled multipoint bus reduces the impedance discontinuity and the ISI and therefore increases the available channel bandwidth. Pulsed signaling employing these techniques is suitable for use in high-speed board-level chip-to-chip communications to achieve low latency, low power, and high signal integrity.



Fig. 12. Measured 1-Gb/s pulse signals on the test PC board (a) at the transmitter side [point C of Fig. 2(a)] and (b) at the receiver side (point D) after 10-cm flight.

TABLE II Performance Summary

Supply Voltage	1.8V
Technology	0.10-µm CMOS DRAM process
Data Rate	1.0Gb/s/pair (at 500MHz)
Power Dissipation (Termination)	0.3 mW/pair
Power Dissipation (Transmitter)	2.6 mW (differential driver)
Power Dissipation (Receiver)	2.7 mW (static pre-amplifier)
Active Transceiver (Tx+Rx) Area	330×85 µm²

## ACKNOWLEDGMENT

The authors would like to thank Samsung Electronics Company, Ltd., for fabrication and test. They also thank D. Jung, J. Choi, C. Kim, and S.-I. Cho for their support.

## REFERENCES

- V. Stojanovic and M. Horowitz, "Modeling and analysis of high-speed links," in *Proc. IEEE Custom Integrated Circuits Conf.*, Sep. 2003, pp. 589–594.
- [2] J. L. Zerbe, P. S. Chau, C. W. Werner, T. P. Thrush, H. J. Liaw, B. W. Garlepp, and K. S. Donnelly, "1.6 Gb/s/pin 4-PAM signaling and circuits for a multidrop bus," *IEEE J. Solid-State Circuits*, vol. 36, no. 5, pp. 752–760, May 2001.
- [3] K. J. Wong, H. Hatamkhani, M. Mansuri, and C. K. Yang, "A 27-mW 3.6-Gb/s I/O transceiver," *IEEE J. Solid-State Circuits*, vol. 39, no. 4, pp. 602–612, Apr. 2004.

- [4] M. E. Lee, W. J. Dally, and P. Chiang, "Low-power area-efficient highspeed I/O circuit techniques," *IEEE J. Solid-State Circuits*, vol. 35, no. 11, pp. 1591–1599, Nov. 2000.
- [5] N. Rohrer, M. Canada, E. Cohen, M. Ringler, M. Mafield, P. Sandon, P. Kartschoke, J. Heaslip, J. Allen, P. Mccormick, T. Pfluger, J. Zimmerman, C. Lichtenau, T. Werner, G. Salem, M. Ross, D. Appenzeller, and D. Thygesen, "PowerPC 970 in 130 nm and 90 nm technologies," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, Feb. 2004, pp. 68–69.
- [6] H. Tamura, M. Saito, K. Gotoh, S. Wakayama, J. Ogawa, Y. Kato, M. Taguchi, and T. Imamura, "Partial response detection technique for driver power reduction in high-speed memory-to-processor communications," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, Feb. 1997, pp. 342–343.
- [7] J. Sim, J. Nam, Y. Sohn, H. Park, C. Kim, and S. Cho, "A CMOS transceiver for DRAM bus system with a demultiplexed equalization scheme," *IEEE J. Solid-State Circuits*, vol. 37, no. 2, pp. 245–250, Feb. 2002.
- [8] T. Simon, R. Amirtharajah, J. R. Benham, J. L. Critchlow, and T. F. Knight Jr., "A 1.6 Gb/s/pair electromagnetically coupled multidrop bus using modulated signaling," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, Feb. 2003, pp. 184–185.
- [9] S. Mick, J. Wilson, and P. Franzon, "4 Gbps high-density AC coupled interconnection," in *Proc. IEEE Custom Integrated Circuits Conf.*, May 2002, pp. 133–140.
- [10] R. J. Drost, R. D. Hopkins, R. Ho, and I. E. Sutherland, "Proximity communication," *IEEE J. Solid-State Circuits*, vol. 39, no. 9, pp. 1529–1535, Sep. 2004.
- [11] K. Kanda, D. Antono, K. Ishida, H. Kawaguchi, T. Kuroda, and T. Sakurai, "1.27 Gb/s/pin 3 mW/pin wireless superconnect (WSC) interface scheme," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, Feb. 2003, pp. 186–187.
- [12] J. Kim, J. Choi, C. Kim, M. F. Chang, and I. Verbauwhede, "A low power capacitive coupled bus interface based on pulsed signaling," in *Proc. IEEE Custom Integrated Circuits Conf.*, Oct. 2004, pp. 35–38.
- [13] T. J. Gabara and W. C. Fischer, "Capacitive coupling and quantized feedback applied to conventional CMOS technology," *IEEE J. Solid-State Circuits*, vol. 32, no. 3, pp. 419–427, Mar. 1997.
- [14] J. Kim, Z. Xu, and M. F. Chang, "A 2-Gb/s/pin source synchronous CDMA bus interface with simultaneous multichip access and reconfigurable I/O capability," in *Proc. IEEE Custom Integrated Circuits Conf.*, Sep. 2003, pp. 317–321.
- [15] B. Millar and P. Gillingham, "Two high-bandwidth memory bus structures," *IEEE Des. Test Comput.*, vol. 16, no. 1, pp. 42–52, Jan.–Mar. 1999.
- [16] B. Lau, Y. Chan, A. Moncayo, J. Ho, M. Allen, J. Salmon, J. Liu, M. Muthal, C. Lee, T. Nguyen, B. Horine, M. Leddige, K. Huang, J. Wei, L. Yu, R. Traver, Y. Hsia, R. Vu, E. Tsern, H. Liaw, J. Hudson, D. Nguyen, K. Donnelly, and R. Crisp, "A 2.6 GByte/s multipurpose chip-to-chip interface," *IEEE J. Solid-State Circuits*, vol. 38, no. 11, pp. 1617–1626, Nov. 1998.
- [17] C. Yoo, K. Kyung, K. Lim, H. Lee, J. Chai, N. Heo, D. Lee, and C. Kim, "A 1.8-V 700 Mb/s/pin 512-Mb DDR-II SDRAM with on-die termination and off-chip driver calibration," *IEEE J. Solid-State Circuits*, vol. 39, no. 6, pp. 941–951, Jun. 2004.



**Jongsun Kim** (S'01) received the B.S. degree in electronics engineering from Hanyang University, Seoul, Korea, in 1992 and the M.S. degree in electrical engineering from Pohang University of Science and Technology (POSTECH), Pohang, Korea, in 1994.

From 1994 to 2001, he was with Samsung Electronics as a Senior Research Engineer and a Manager in the DRAM Design Group, where he worked on the design and development of Synchronous DRAMs, SGDRAMs, Rambus DRAMs, and other specialty DRAMs. Since 2001, he has been with

the Electrical Engineering Department, University of California, Los Angeles (UCLA), where he is currently working toward the Ph.D. degree in the field of integrated circuits and systems. His research interests are in the area of high-performance mixed-signal circuits and systems design. His current research area includes reconfigurable RF/CDMA/FDMA interconnect circuits and systems, high-speed and low-power I/O transceiver circuits for chip-to-chip communications, clock recovery circuits (PLLs/DLLs), and high-performance reconfigurable memory circuits and systems. He holds seven U.S. patents in the field of electronic circuits.



**Ingrid Verbauwhede** (M'93–SM'00) received the electrical engineering degree in 1984 and the Ph.D. degree in applied sciences from the Katholieke Universiteit Leuven (K.U. Leuven), Belgium, in 1991.

She was a Lecturer and Visiting Research Engineer at the University of California at Berkeley from 1992 to 1994. From 1994 to 1998, she was a Principal Engineer first with TCSI and then with Atmel in Berkeley, CA. She joined the University of California, Los Angeles (UCLA) in 1998 as an Associate

Professor and then joined the K.U. Leuven in 2003. Her research interests include circuits, processor architectures and design methodologies for real-time, embedded systems in application domains such as cryptography, digital signal processing, wireless and high-speed communications.

Dr. Verbauwhede is or was a member of several program committees, including DAC, ISSCC, DATE, CHES, and ICASSP. She is currently the Design Community Chair on the 42nd DAC executive community. More details of her research can be found by going to http://www.emsec.ee.ucla.edu.



**Mau-Chung Frank Chang** (M'85–F'96) received the B.S. degree in physics from National Taiwan University, Taipei, Taiwan, R.O.C., in 1972, the M.S. degree in material science from National Tsing-Hua University, Hsinchu, Taiwan, in 1974, and the Ph.D. degree in electrical engineering from National Chiao-Tung University, Taiwan, in 1979.

He is currently a full Professor with the Electrical Engineering Department and Director of the High Speed Electronics Laboratory, University of California, Los Angeles (UCLA). Before joining

UCLA, he was the Assistant Director and Department Manager of the High Speed Electronics Laboratory, Rockwell Science Center (1983-1997), Thousand Oaks, CA. In this tenure, he successfully developed and transferred the AlGaAs/GaAs HBT technology form the research laboratory to the production line (Conexant Systems). The HBT production has now grown into a multibillion-dollar business worldwide. During his career, his research work has been mostly in the development of high-speed semiconductor devices and integrated circuits for mixed signal communication and sensor system applications. He was the principal investigator at Rockwell to lead the US-DARPA ADC and DAC development for direct-conversion transceiver (DCT) and digital radar receivers (DRR) systems. He was the inventor of the multi-I/O, reconfigurable RF/wireless interconnects based on FDMA and CDMA multiple access algorithms for inter- and intra-ULSI communications. He also pioneered in demonstrating the first cantilever-type RF MEMS switch for microwave/millimeter-wave transmission applications. Recently, he has led the first demonstration of a dual-mode (CDMA/AMPS) power amplifier based on the Si/SiGe HBT technology for wireless handset transmitter applications; the first K-band (24-27 GHz) RFIC in CMOS and the first CMOS ADC with 1 GHz instantaneous bandwidth. He has authored or coauthored over 200 technical papers, 10 book chapters, edited one book, and holds 18 U.S. patents. In 1997, he has founded a communication chip-design company (G-Plus, Westwood, CA, recently acquired by SST) and served as the Board Director for two GaAs manufacturing companies, including GCS (Torrance, CA) and GCT (Hsinchu, Taiwan). Both GCS and GCT are regarded as world-class pure-player foundry houses for microwave and millimeter-wave integrated circuits (MMIC) production.

Dr. Chang was named an IEEE Fellow in 1996 for his pioneering contributions in ultra-high-speed HBT integrated circuit development. He was the recipient of Rockwell's Leonardo Da Vinci (Engineer of the Year) Award in 1992, National Chiao-Tung University's Distinguished Alumni Award in 1997, and National Tsing-Hua University's Distinguished Alumni Award in 2002. He is a co-editor of the IEEE TRANSACTIONS ON ELECTRON DEVICES and was a guest editor for the IEEE JOURNAL OF SOLID-STATE CIRCUITS in 1991 and 1992, respectively, and the Journal of High-Speed Electronics and Systems in 1994.