UCLA EMBEDDED SECURITY GROUP
- Home - Research - People - Publications - Links - Press -


Research at the EmSec Group

The EmSec Group at UCLA researches the security, cryptography, and architecture aspects of embedded systems. Some of our recent projects are described below.
Domain Specific Processors and GEZEL

Domain specific processors combine programmability and reconfigurability with high throughput and/or low power. Therefore, they are more efficient than general purpose processors for specific applications, yet they are more programmable and flexible than ASICs (see figure). We have developed a design and simulation environment for such processors called GEZEL. For more information, visit the GEZEL webpage: GEZEL.

ThumbPod

A project we are currently working on the the ThumbPod project. ThumbPod is a next-generation biometrically secure embedded system which utilizes both cryptographic and biometric signal processor co-processor acceleration. For more information, visit the project webpage: ThumbPod.

DPA Resistant Security IC's
Side Channel Attacks (SCA's), and specially the Differential Power Analysis (DPA), are of great concern as they are very effective and can be mounted quickly with relatively cheap off-the-shelf devices. Many countermeasures have been put forward, though no single solution or combination of solutions has been proven to be effective or practicable against all SCA. The goal of this research project is to provide the smart card community with a design methodology to combat DPA and a wide class of SCA's. For more information: DPA Resistant Security IC's.

Optical CDMA
This project was initiated to explore architectures and protocols in high speed encrypted data transmission systems. The first demonstration system will encrypt and transmit 10Gbps data stream through a fiber optic link. This system will be used as a base for future development and design exploration. You can track the current status of the project here: Optical CDMA.

Rijndael IC

AES is the new Advanced Encryption Standard selected by NIST. We have completed is a 2.29 Gb/s, 56 mW IC implementation of a Rijndeal AES encryption processor in 0.18-um CMOS. This was the first tested silicon implementation of Rijndael in the world. For more information, please go to the project webpage: Rijndael IC.

 

 

 

 

 

 

 

 

 

Los Angeles - UCLA